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Abstract - A dc-link module composed of dc-link capacitors and 
a series voltage compensator has been proposed.  It has been 
verified that the module can reduce the dc-link capacitance to 
10-20% while achieving a very low voltage ripple across its 
output terminals.  This paper investigates the required dc-link 
capacitance when a certain period of hold-up time is 
considered.  Trade-off design conditions are presented and the 
hold-up time is compared with the solution without the series 
voltage compensator. The analysis is crucial to power 
converters connected to critical loads when hold-up time is 
required. The theoretical predictions have been verified by 
experimental results.  
I. INTRODUCTION 
Dc-link capacitors are used for absorbing instantaneous 
power difference between the input source and output load, 
minimizing voltage variation on the dc link, and providing 
sufficient energy during the hold-up time of the system if 
required.   Many efforts have been devoted to reducing the 
required dc-link capacitance, providing the opportunity to 
increase the power density and enhance the reliability of 
power electronic systems.  The concept of active power 
filters developed for ac-line power conditioning [1]-[3] can 
be applied in the dc-link side for capacitance reduction. 
Various kinds of auxiliary circuits in parallel with the dc-link 
capacitor are proposed in [4]-[9].  The added circuit serves as 
an active impedance or energy source. The common 
challenge of all these methods is that the components used in 
the auxiliary circuit are under a high voltage stress, which 
could be as high as the dc-link voltage.  In [10], a voltage 
compensator connected in series with the dc-bus line is 
introduced and applied for different types of capacitor-
supported power electronic systems. The compensator 
processes the voltage ripple across the dc-link capacitor only, 
allowing the use of components of voltage rating much lower 
than the dc link.   
This paper analyzes the hold-up time of the dc-link 
module proposed in [10].  On one hand, the impact of the 
added active filters on the hold-up function of the dc-link is 
not discussed in [4]-[10].  On the other hand, it is crucial to 
provide the design guideline for the applications requiring 
hold-up function [11]. Accordingly, the hold-up time 
analysis and the trade-off design conditions of the dc-link 
module are discussed and experimentally verified in the 
following sections. 
II. PROPOSED DC-LINK MODULE
A.  Basic Concept 
Fig. 1 depicts the basic concept of the module for 
reducing the dc-link capacitance.  The dc-link capacitor is 
connected to the output of the front-end power conversion 
stage. The capacitor voltage vC is composed of dc component 
VC and ripple voltage Δ Cv . The peak-to-peak value of Δ Cv
is 2 Δ Cv . A voltage source vab is connected in series between 
the dc-link capacitor C and output vd.  It generates a voltage 
counteracting Δ Cv with its dc component equal to zero (i.e., 
= Δab Cv v ).   Thus, vd has the same dc value as that across C, 
but with a zero ripple voltage in the ideal situation. Such 
architecture allows a high voltage ripple on C, implying that 
the value of C can be made smaller, but at the expense of 
increasing the magnitude of vab. 
From energy storage perspective, the dc-link module 
distributes the energy storage for maintaining output power 
during hold-up time into the dc-link capacitor C and the 
voltage compensator.   
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Figure 1. Basic concept of the proposed dc-link module. 
∗
CV CvαΔ
α
Figure 2. Implementation of the proposed dc-link module. 
B. Implementation of the DC-link Module 
Fig. 2 shows the implementation of vab and its control 
method.  vab is generated by a dc-ac converter consisting of 
a full-bridge (FB) and an output filter formed by the 
inductor Lf and capacitor Cf.   Its dc side is connected to an 
energy storage device such as a capacitor.  The gate signals 
for the switches S1-S4 in the FB are generated by a PWM modulator.  It should be noted that the power stage could 
also be implemented by a half-bridge for loads with 
unidirectional current flow.  The voltage ripple Δ Cv on C is 
sampled by a scaling factor of .  A PI control loop is added 
to regulate the dc voltage level of the input capacitor of the 
voltage compensator. 
C. Operation of the DC-link Module 
Figs. 3(a) and (b) present the operating modes of the 
voltage compensator.  When S2 and S3 are on, the capacitor 
Ca is charged by the load current id and when S1 and S4 are 
on, the capacitor Ca is discharged. Fig. 3(c) shows the 
waveforms of the dc-link capacitor voltage vC, modulating 
signal vm, carrier signal vtri, and the voltage across Ca, va.   It 
should be noted that the feedback signal vfd may contain 
multiple frequency components as it is obtained by scaling 
down vC.  t0 and t1 in Fig. 3(c) are defined as the two time 
instants when vC is across zero within one period.   During 
t0-t1, the capacitor Ca is being charged by the load current 
and its voltage increases from minimum to maximum.   
During t1-t2, the capacitor Ca is being discharged by the load 
current from maximum to minimum.   Based on Fig. 3 and 
SPWM principle discussed in [12], the output of the voltage 
compensator vab is in phase with the modulating signal vm, 
thus, in phase with voltage ripple across the dc-link 
capacitor.   The detailed derivations of the operation of the 
proposed dc-link module are presented in [13]. As discussed 
in [13], the voltage compensator processes only reactive 
power except for a special case when the ac components of 
ia and id are of same freqency and in phase.   
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Figure 3. Operation of the voltage compensator: (a) operating when S2 and 
S3 are on, (b) operating when S1 and S4 are on and (c) SPWM and the 
voltage across Ca. 
TABLE I   DEFINED PARAMETERS FOR HOLD-UP TIME ANALYSIS
Parameters Descriptions 
N Number of cycles respect to the period of the dc-link voltage ripple.
λ =
a
C
C Ratio between C and Ca. 
(0)μ Δ= C
C
v
V
Ratio between the ripple voltage (half of 
peak-to-peak value) and dc voltage across 
the dc-link capacitor. VC is the steady-state 
dc component of vC.  
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Ratio between the dc voltage of the 
auxiliary capacitor and dc-link voltage 
ripple (half of peak-to-peak value). 
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magnitude of iC and Id is the steady-state dc 
component of id. 
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Figure 4. Operating modes during hold-up time: (a) waveforms during the 
sustained hold-up time intervals, (b) equivalent circuit when Ma  1 and (c) 
equivalent circuit when Ma > 1.  
III. HOLD-UP TIME ANALYSIS
The analysis in this part is crucial for power converters 
connected to critical loads when the entire system has to 
meet the hold-up time requirement.  After a line dropout, the 
energy stored in the dc-link module solely delivers power to 
the load. In the following analysis, the hold-up time is 
defined as the time duration between the start of the supply 
outage, i.e., ia = 0 and the voltage vd reduces to the minimum 
dc bus voltage Vd,min.  Fig. 4 (a) presents the timing diagram 
of two consecutive hold-up intervals distinguished by value 
of the modulation amplitude ratio Ma defined in Fig. 3(c) 
(i.e., Ma = Vm/Vtri).  Figs. 4(b) and (c) show the equivalent 
circuits of the two intervals 0~th1 and th1-th2, respectively. 
Table I defines the parameters used in the following analysis. 
The power loss of the voltage compensator is neglected and 
the dc-link module is connected to a constant power load Pd. 
(1) Initial state (t = 0): 
At the time instant t = 0, the voltage across the dc-link 
capacitor is vC (0) = VC  - vC(0) in the worse-case scenario. 
The voltage across Ca, (0)av , is equal to the average value 
of Va.  The voltage ripple across the dc-link capacitor is 
fully compensated by vab during steady-state operation.    It 
implies that 
(0)
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v
v v v
V
α Δ
= = Δ (1) 
(2) Stage I- 1≤aM   (from t = 0 to t = th1)  
th1 is the time instant at which the amplitude modulation 
ratio Ma = 1.  Thus, 
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Due to the variation of vd, the load current Id is also 
varying.  By neglecting the variation of Id, 
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By applying the conservation of energy, it can be 
obtained that 
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(3) Stage II- 1>aM  (from t = th1 to t = th2) 
The final voltages across the dc-link capacitor and the 
input capacitor of the voltage compensator are defined as 
vC(th2) and va(th2), respectively.  The voltage vd (th2) = Vd,min = 
VC. As the two capacitors are connected in series, the 
voltage variations of them are inversely proportional to their 
capacitances.   Therefore, 
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where  
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By applying the conservation of energy, it can be 
obtained that 
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It can be derived from (14) that 
2
2 1
1
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β ρ λ
ω μ μ
+− = Δ + Δh ht t x x (15) 
Therefore, according to (7) and (15), the sustained hold-
up time th and corresponding number of hold-up cycle N of 
the proposed dc-link module are given by 
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For the sake of comparison, the hold-up time of a dc-
link with the same energy storage and without the voltage 
compensator is derived.  Define the corresponding dc-link 
capacitance and hold-up time as ′C and ′ht , respectively.   
The number of hold-up cycle is ′N .  Therefore, 
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By assuming that the ripple currents following through 
the dc-link capacitors with and without the voltage 
compensator are the same, 
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According to (18) and (19), 
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IV. DESIGN GUIDELINES
Figure 5. Hold-up time analysis with and without the proposed voltage 
compensator (Conditions:  = 1,  = 0.8, μ = 0.02). 
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Figure 6. Design curves for selection of  and  (  = 0.8, μ = 0.02). 
The design guidelines for the applications without hold-
up time requirements have been presented in [13].  This 
paper focuses the design guidelines when the hold-up 
function is required.  For this type of applications, the 
determining factor for the energy storage is the required 
hold-up time rather than the voltage ripple specification.   
Figs. 5 and 6 graphically represent (17) and (21).   It 
should be noted that  and  are only for the proposed dc-
link module containing an additional energy storage 
capacitor Ca.  However, they appear in (21) because that the 
comparison is based on the same energy storage.  The -  
selection area ensuring extended hold-up time by using the 
dc-link module is shown by the shaded area in Fig. 6. 
Various curves of constant number of hold-up cycles and 
ratios of N/N' are plotted in dot line and solid line, 
respectively.  For N / N' > 1, the hold-up time of the dc-link 
module is longer than dc-link capacitor only. 
The results shown in Fig. 5 and Fig. 6 are with μ of 0.02, 
which is corresponding to a determined value of the dc-link 
capacitance C from the design perspective.   Therefore, the 
trade-off design condition is between maximization of N / N' 
and minimization of Ca and its voltage stress Va, meanwhile, 
achieving the required hold-up cycle N.  Different figures 
can be plotted for other values of μ, corresponding to 
different value of C.    By considering all of the values of  
and  selected for different value of μ, it allows the selection 
of the optimal values of μ,  and , thus, the optimal values 
of C, Ca and the voltage stress of Ca, Va.   
V. EXPERIMENTAL VERIFICATIONS 
The proposed dc-link module can be applied for various 
capacitor-supported power electronic systems as the 
verifications shown in [10] and [13].  Two prototypes of the 
dc-link module have been built and implemented by analog 
controller and a low cost MCU, respectively, as shown in 
Fig. 7. The input of the voltage compensator is implemented  
(a) Voltage compensator with an analog controller.  
(b) Proposed dc-link module with a MCU controller. 
Figure 7. Photos of the prototypes. 
by two 470 μF/63 V E-Caps with a predicted lifetime of 
128,000 hours at nominal voltage and current stresses at 
85°C [14]. Their lifetime is comparable with that of the film 
capacitors used in the prototypes.  To reduce the conduction 
losses, four low voltage (i.e., 100 V) MOSFETs are used in 
the FB inverter. Therefore, all of the components in the 
voltage compensator withstand very low voltage stresses.  
Figure 8. Voltage ripples on the dc-link capacitor and the output of the dc-
link module in a 390 V dc-link PFC power converter (C: 450 V/110 μF, Ca: 
63 V/940 μF, 500 W load testing, timescale:10ms /div).
Figure 9. Hold-up time of the dc-link module in a 390 V dc-link PFC 
power converter (C: 450 V/110 μF, Ca: 63 V/940 μF, 170 W load testing, 
vC: 100 V/div, vd: 100 V/ div, vin: 300 V/ div and timescale: 10ms /div). 
Fig. 8 and Fig. 9 present the experimental waveforms. 
When the hold-up time is not required, the dc-link 
capacitance is reduced from 940 μF to 110 μF while 
ensuring a reduction of voltage ripple from 4.8 V to 3.9 V at 
500 W load.  It can be noted that the voltage ripple across 
the power film capacitor in the proposed dc-link module is 
still high, which is cancelled by output voltage of the 
compensator, resulting in a very low ripple component in 
the output terminals.   As shown in Fig. 9, the same dc-link 
module achieves a hold-up time of 28.9 ms under a load of 
170 W, 1.8 times of that of the single capacitor solution, 
which has a hold-up time of 16 ms, with the same overall 
energy storage.    
CONCLUSION 
The hold-up time of a proposed dc-link module with a 
series voltage compensator is analyzed. The trade-off design 
conditions to maximize the hold-up time are presented. 
Comparisons between solutions with and without the series 
voltage compensator have been made for a PFC front-end 
power converter.  The experimental results verify that the 
hold-up time can be extended (e.g., 1.8 times in the testing 
example) with the same overall energy storage by using the 
dc-link module.     
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